Hello, welcome to Ouric!
Home / Testing Lab / Cases / DPA Test / SPC5644AF0MMG1 test report
DPA Test
SPC5644AF0MMG1 test report

Date:2021-09-15 16:06:33Views:278Author:CHUANGXIN ONLINE TESTING LAB

Device Description:

The MPC5644A has two levels of memory hierarchy consisting of 8 KB of instruction cache, backed by 192 KB on-chip SRAM and 4 MB of internal flash memory. The MPC5644A includes an external bus interface, and also a calibration bus that is only accessible when using the Freescale VertiCal Calibration System.

Previous:XC7Z020-2CLG484I test report

Next:TPD2EUSB30DRTR test report

More Cases

+852-84105060

9AM-6PM,UTC/GMT+8

Monday to Friday

info@ouric.com

Skype:
tina.wei@hk.duan-que.com
Email:
tina.wei@hk.duan-que.com
Contact Us
© 2025 Ouric Limited  | All Rights Reserved